Experience designing high-speed digital circuits with STA compliance
RTL design experience
Experience building architectural or behavioral models
Demonstrated interest in improving design processes or product capabilities
Experience contributing to next-generation memory technologies